A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO

#### Guide: Prof.ARMSTRONG

#### **Team Members**

P. Somasundar Reddy Rayala Harinaidu Veeramreddy Vinaykumar


# Content

- Abstract
- Existing block
- Proposed block
- Advantages
- Applications
- Tools used

# Abstract

- Nowadays, many applications require simultaneous computation of multiple independent fast Fourier transform (FFT) operations with their outputs in natural order.
- Therefore, this brief presents a novel pipelined FFT processor for the FFT computation of two independent data streams.
- The proposed architecture is based on the multipath delay commutator FFT architecture.
- It has an *N*/2-point decimation in time FFT and an *N*/2-point decimation in frequency FFT to process the odd and even samples of two data streams separately.
- The main feature of the architecture is that the bit reversal operation is performed by the architecture itself, so the outputs are generated in normal order without any dedicated bit reversal circuit.
- The bit reversal operation is performed by the shift registers in the FFT architecture by interleaving the data.
- Therefore, the proposed architecture requires a lower number of registers and has high throughput.


# **Existing block**




# **Proposed block**

• The idea of computing an *N-point FFT using two N/2-point* FFT operations with additional one stage of butterfly operations is shown in the following slide which is not the exact architecture but provides the methodology.

### **Proposed block**



# **Design flow**






Fig. 2. Proposed 16-point radix-2 FFT architecture with outputs in natural order.




Fig. 3. Proposed 128-point radix-23 FFT architecture:@TABLE II

### Output:

		1.074.990 ms							
Name	Value	11,071 ns 11,072 ns	1.073 ns 1.0	74 ns 1 075 r	1.076 ns	1.077 ns	1.078 ns	1.079 ns [1.1	080 ms
•	1111111111111000	111111 March Constants Constants		000000000000000000000000000000000000000	00		(IIIII)	00000	000000000000000000000000000000000000000
out insel15.0)	000000000000000000000000000000000000000				0000000000000000				
A_del_reat(15:0)	11111111111111111	11111111			accocccco	0000	X	11111111111111	1111
A_sw_real[15:0]	1111111111111111	211111111			0000000000	0000		11111111111111	1111
B_rm0[15:0]	11111111111111111	11111111	11111110		00000000000	0000	X	111111111111111111111111111111111111111	11116
C_ren#15:01	000000000000000000000000000000000000000				00000000000000000				
C det read 15:01	000000000000000000000000000000000000000				0000000000000000				
D_real[15:0]	111111111111111	1111111111111110	000000000000000000		00000000000	0000	X		)(0000
E_rool[15:0]	000000000000000000000000000000000000000	0000000000000000000000	1111111111111111			000000000000000000000000000000000000000			(1111
D dei real[15:6]	000000000000000000	00000000000000000000	1111111111111111	X		000000000000000000000000000000000000000	-		(1111
0_imag(15:0)	00000000000000000				000000000000000000				
C imag(13:0)	000000000000000000000000000000000000000				0000000000000000				
C dot Amag(15:0)	000000000000000000000000000000000000000				000000000000000000				
D imag[15:0]	000000000000000000000000000000000000000				00000000000000000				
E_Amorg[15:0]	0000000000000000				000000000000000000000000000000000000000				
D del (mag15.0) F mal(15.0)	000000000000000000				000000000000000000000000000000000000000				
G res(15:0)	00000000000000000	0000000000000000000	1111111111111100	X		000000000000000000			
G_dol_reat[15:0]	8008060666666666	0000000000000000000000	000000000000000000000000000000000000000	X		000000000000000000000000000000000000000			(1111
C_def_real(15.0)	0000000000000000				0000000000000000	400000000000000000000000000000000000000			0000
( reall15 ()	00000000000000000	000000000000000000000000000000000000000	111111111) 00000000000	0)		100000000000000000000000000000000000000			
	00000000000000000	000000000000000000000000000000000000000	(IIIIIII)			000000000000000000000000000000000000000		The summer of the sum	(1111
M H dut (milits:0) I (malits:0)	0000000000000000	000000000000000000000000000000000000000	(11111111)			0000000000		Concession of the	
	6666666666666666	000000000000000	(11111)111			0000000000	and the second se	The summer line of the local division of the	
			00000000000000000000000000000000000000		00000	Concession of the local division of the loca			

# Advantages

- Reduces area delay product.
- Reduces energy per sample.
- Reduces the cycle period.
- Reduces filter length.
- Reduces the complexity.
- High throughput reduces the number of additions

# Applications

- digital signal processing applications,
- speech processing,
- loud speaker equalization,
- echo cancellation,
- adaptive noise cancellation

### Extension

#### Extension of A Normal IO Order Radix-2 to Radix-4

# Tools used

- Software :- Xilinx
- Simulator:- ISE simulator 14.7

# Refference

- [1] S. He and M. Torkelson, "A new approach to pipeline FFT processor," in *Proc. 10th Int. Parallel Process. Symp.*, 1996, pp. 766–770.
- [2] Y. Chen, Y.-W. Lin, Y.-C. Tsao, and C.-Y. Lee, "A 2.4-Gsample/s DVFS FFT processor for MIMO OFDM communication systems," *IEEE J. Solid-State Circuits*, vol. 43, no. 5, pp. 1260–1273, May 2008.
- [3] S.-N. Tang, C.-H. Liao, and T.-Y. Chang, "An area- and energyefficient multimode FFT processor for WPAN/WLAN/WMAN systems," *IEEE J. Solid-State Circuits*, vol. 47, no. 6, pp. 1419–1435, Jul. 2012.
- [4] P. P. Boopal, M. Garrido, and O. Gustafsson, "A reconfigurable FFT architecture for variable-length and multi-streaming OFDM standards," in *Proc. IEEE ISCAS*, May 2013, pp. 2066–2070.
- [5] K.-J. Yang, S.-H. Tsai, and G. C. H. Chuang, "MDC FFT/IFFT processor with variable length for MIMO-OFDM systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 4, pp. 720–731, Apr. 2013.
- [6] Y.-N. Chang, "An efficient VLSI architecture for normal I/O order pipeline FFT design," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 12, pp. 1234–1238, Dec. 2008.